I. INTRODUCTION
T HE development of single flux quantum (SFQ) digital circuits has made dramatic progress after the SFQ logic was summarized systematically [1] , [2] , [3] . The attractive points of an SFQ logic are its power dissipation and operation speed. Therefore, an SFQ digital logic is the candidate for the main electronics in the next generation.
We have proposed the Phase-Mode logic as the main SFQ logic. Followings are the differences between the Phase-Mode logic and RSFQ logic: 1) an ICF (INHIBIT controlled by fluxon) gate is the fundamental device of the Phase-Mode logic [4] , [5] . 2) The system operates by one clock signal such as an asynchronous system. We introduced the basic structure of the Phase-Mode pipelined parallel multiplier [6] to realize a high-performance digital signal processor (DSP). The primitive 2-bit 2-bit multiplier fabricated by the NEC 2.5 kA/cm Nb/AlOx/Nb process technology was demonstrated successfully [7] . In this paper, we introduce a more efficient method to realize a large scale multiplier. For the improvement of the Phase-Mode multiplier, we propose the Phase-Mode Booth encoder to generate partial products. We compare the performance between the current structure and the encoder.
The numerical simulation is carried out by JSIM [8] , Verilog-HDL, and SCOPE [9] assuming the NEC standard 2.5 kA/cm Nb/AlOx/Nb process. 
II. PHASE-MODE PARALLEL MULTIPLIER
The Phase-Mode parallel multiplier consists of three major arithmetic blocks such as an AND array block, a carry save adder (CSA) block, and a carry lookahead (CLA) block [6] . The AND array generates partial products. The CSA block is for additions of partial products. The CLA block creates final solutions of multiplications. We designed the primitive 2-bit 2-bit parallel multiplier consisting of 262 JJ's to operate correctly [7] . According to the experiment, the extra Josephson transmission lines (JTL) are needed for the interfaces, especially the data distributions for the AND array, because the current process technology is only two wiring layers. As the result, the number of JJ's is increased, and the throughput of circuits is less than we estimated. To solve this problem, the number of wiring layers must be increased. Also, it is important to apply a new algorithm as a substitute of the current structure to reduce the number of JJ's and to improve the performance.
III. PHASE-MODE BOOTH ENCODER
Scaling a circuit size without abating a circuit performance is a key when we improve a multiplier. Generating partial products and adding partial products use almost 90% of the area of a general multiplier. There are many fast multiplication algorithms to reduce arithmetic operations. The Booth's algorithm [10] , [11] is the famous algorithm to generate partial products. This algorithm is often applied to present semiconductive electronics for increasing the throughput and for making the compact circuits. The Booth encoder can be realized efficiently by using the Phase-Mode logic. In this section, we explain Booth's algorithm and the Phase-Mode Booth encoder as a substitute of an AND array to design a large scale parallel multiplier.
A. Booth's Algorithm
Booth's algorithm checks each two-bit of a multiplier at a time. A multiplier using Booth's algorithm operates faster because total partial products are reduced.
The main idea of Booth's algorithm is the modification of a multiplier, , in the multiplication as the next equation indicates the th bit of the multiplier. is the number of the bits.
. All coefficients of 2 in (1) are only "0" or " 1." If it supposes that is even number, (1) can be rearranged as follows: (2) The coefficients of (2) are only "0," " 1" or " 2." Namely, the multiplication, , equals the summation of each partial product, "0," " ," or " ." The summary of this algorithm is shown in Table I . According to Booth's algorithm, the number of partial products is in -bit -bit multiplier. All partial products are generated by arithmetic steps. Normally, the AND array generates partial products by multiplications. The full detail of this explanation is described in [11] . As the result, partial products can be made efficiently by scanning each three-bit of a multiplier within one operation with Booth's algorithm.
B. Booth Encoder
An ICF gate is the basic device in the Phase-Mode logic. This gate has the universal operation function, INHIBIT. Thus, it is possible to realize the complex digital operations with the combination of ICF gates [3] , [5] . First, we introduce the extended AND gate having two AND functions, and (Fig. 1) . The gate is useful to realize the Booth encoder. The concept of this circuit is similar to B Flip-Flop based on RSFQ [12] . Followings are the operations of the gate:
• If the internal state is "0," an SFQ from the terminal is emitted by J5.
• If the internal state is "0," an SFQ from the terminal is trapped in the loop consisting of L2, J4 and J6.
• If the internal state is "0," an SFQ from the terminal is emitted by J1.
• If the internal state is "1," an SFQ from the terminal switches J6-J2 and transfers to the terminal B.
• If the internal state is "1," an SFQ from the terminal switches J3-J4 and transfers to the terminal C. • First Block: This block is the main block of the Phase-Mode Booth encoder. The basic function in this block examines each three-bit of the multiplier, , and , in the multiplication. -If or is applied, the signal " " is generated. -If both and are applied, the signal " " and the signal " " are generated.
-If no input or all inputs are applied, the output signal does not exit. -If the signal and the signal , or the signal and the signal are applied, the output signal " " is generated. The signal " " is used for the complementary signal and the inversion of the multiplicand such as "
." -If only signal is applied, the signal " " and the signal " 2" are generated.
• Second Block: This block judges the sign " " or " " mainly.
-If the signal " " and the multiplicand are applied, the signal " " is generated from the terminal B in the first ICF gate. In addition, if the signal " " from the first block is applied, the multiplicand is shifted. -If only multiplicand is applied, the signal " " is generated from the terminal C in the first ICF gate to start multiplying by " " value. In addition, if the signal " " is applied, the multiplicand would be shifted before is inverted.
• Third Block: If the operation is " " or "
," the signal or is inverted with the signal " ." The addition of each partial product and complementary number is achieved in the CSA and the CLA block. The throughput of the encoder is kept in any scales because the structure of the Phase-Mode Booth encoder is a pipelined structure.
To confirm that these blocks operate correctly, we have designed a 2-bit 2-bit Phase-Mode Booth encoder (Fig. 3) . c.n. and denote the complementary signal and the th bit of the partial product in the multiplication, respectively. The encoder consists of 19 ICF gates and about 800 JJ's. According to the simulations, the encoder can operate over 30 GHz. We also design a part of the first block of the encoder consisting of 184 JJ's by the NEC 2.5 kA/cm standard process technology (Fig. 4) .
IV. MULTIPLIER WITH BOOTH ENCODER
In this section, we introduce the method for applying the Phase-Mode Booth encoder. Next, we compare the performance between the multiplier using an AND array and the one using a Booth encoder. Finally, we summarize the comparison for designing the large scale multiplier.
In general, the main factor to define the maximum operation frequency of the multiplier is the CSA block [6] . The arithmetic time of one-stage in the CSA is written as follows:
is a number of input SFQ's. is a bit number of the full adder.
is a time interval between inputting SFQ's, and is the time of operating carry propagation per bit.
in (3) is the main value because SFQ's applying to the full adder must be in serial order. It takes particular time to make bit serial with merge cells. We described the (3,2) CSA with merge cells around 13.3 GHz [6] . For an example, the conceptual diagrams of 8-bit multipliers using the Booth encoders are shown in Fig. 5 . It is possible for the encoders to operate three times faster if the CSA and the CLA block operate at around 10 GHz since the throughput of the encoder is over 30 GHz. Each partial product must shift the position to two-bit left because Booth's algorithm is a uniform shift method. We propose the two methods of applying the Booth encoder to the multiplier in order to shift the partial products. 1) The multiplicands are shifted in each operation.
2) The partial products and the complementary numbers are shifted in each operation. In the case of 8-bit multiplier, the Booth encoder does not need to operate over 30 GHz because all partial products and complementary signals are generated by two encoders at two operations. Therefore, the operation frequency of the encoder, which is 20 GHz, is enough to generate all partial products. Now, we compare the performance between the AND array and the Booth encoder. To compare them strictly, it is essential to include the CSA block. The estimations of the total required ICF gates and JJ's for each word length are shown in Fig. 6 . Many JTL's are necessary to connect with each cell for the current process technology. For example, only AND cells are required to produce all partial products in an -bit multiplier. However, the data distributions for the AND array are complicated. One SFQ for input signal must be amplified to SFQ's. The structure of the AND array becomes complicate because a data distribution needs a plenty of JJ's.
On the other hand, the Booth encoder needs less data distributions compared to the AND array. This indicates that less JJ's are required to realize a large scale parallel multiplier because the extra JTL's are not necessary (Fig. 6) . One Booth encoder has more ICF gates than an AND array because the arithmetic logic of the Booth encoder is more complicated than the AND array; however, the Booth encoder can overcome the total JJ's by using the Booth encoder as a serial encoder. According to the estimation of the number of ICF gates, the input-shift Booth encoder is the most efficient method. On the other hand, the output-shift Booth encoder is not an useful method because the output shifter needs ICF gates. But, the total JJ's in both cases are less than the AND array. As the result, the Phase-Mode Booth encoder is the useful encoder to generate partial products in a large scale.
V. CONCLUSION
According to our estimations, the AND array needs the extra JTL's for the interfaces with the current process technology. To improve the multiplier, we investigate other algorithms as substitutes of the current structure. We propose that the Phase-Mode Booth encoder is the candidate to generate partial products. There are two methods for applying the Booth encoder to the Phase-Mode parallel multiplier. First, the multiplicands shift its position two-bit toward the left in each operation. Second, the partial products and the complementary signals are shifted each operation. It is possible to reduce the total JJ's by using the Booth encoder as a serial encoder. The encoder generates over 30 GHz with 2.5 kA/cm Nb/AlOx/Nb junctions based on the simulations.
